Part Number Hot Search : 
ILD31 MUR1620 81NJ250 HMC28606 A2030 MC9S0 PCS3P81 474ML
Product Description
Full Text Search
 

To Download MAX4952B Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  _______________________________________________________________ maxim integrated products 1 for pricing, delivery, and ordering information, please contact maxim direct at 1-888-629-4642, or visit maxims website at www.maxim-ic.com. MAX4952B dual 1.5/3.0/6.0gbps sas/sata redriver 19-5126; rev 0; 1/10 general description the MAX4952B dual-channel redriver is designed to redrive one full lane of sas or sata signals up to 6.0gbps and operates from a single +3.3v supply. the MAX4952B is designed for commercial sas or sas/sata applications, such as servers. the MAX4952B features independent output boost and enhances signal integrity at the receiver by re-establishing full output levels. sas and sata out-of-band (oob) signaling are supported using high-speed amplitude detection on the inputs and squelch on the correspond - ing outputs. inputs and outputs are all terminated in 50 i internally and exhibit excellent return loss. the MAX4952B is available in a small, 20-pin, 4.0mm x 4.0mm tqfn package with flow-through traces for ease of layout. this device is specified over the 0 n c to +70 n c operating temperature range. applications servers data storage features s single +3.3v supply operation s low power-down current (350a typ) for power- sensitive applications s supports sas i/ii/iii p 6.0gbps s excellent return loss exceeds sas/sata return loss mask (better than 8db up to 3ghz) s supports sas/sata oob-level signaling very fast entry and exit time of 5ns (max) programmable sas/sata threshold s independent output-boost selection two levels: 0db, 6db s on-chip 50 i input/output terminations s in-line signal traces for flow-through layout s space-saving, 4.0mm x 4.0mm tqfn package s esd protection on all pins: 5.5kv (human body model) ordering information + denotes a lead(pb)-free/rohs-compliant package. * ep = exposed pad. evaluation kit available part temp range pin-package MAX4952Bctp+ 0 n c to +70 n c 20 tqfn-ep*
2 ______________________________________________________________________________________ MAX4952B dual 1.5/3.0/6.0gbps sas/sata redriver stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. these are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. exposure to absolute maximum rating conditions for extended periods may affect device reliability. (all voltages referenced to gnd.) v cc ....................................................................... -0.3v to +4.0v all other pins (note 1) ............................. -0.3v to (v cc + 0.3v) short-circuit output current dap, dam, hbm, hbp ......... 90ma continuous power dissipation (t a = +70 n c) 20-pin tqfn (derate 25.6mw/ n c above +70 n c) ....... 2051mw junction-to-case thermal resistance ( b jc ) (note 2) 20-pin tqfn ................................................................... 6 n c/w junction-to-ambient thermal resistance ( b ja ) (note 2) 20-pin tqfn ................................................................. 39 n c/w operating temperature range ............................. 0 n c to +70 n c junction temperature ..................................................... +150 n c storage temperature range ............................ -55 n c to +150 n c lead temperature (soldering, 10s) ................................ +300 n c electrical characteristics (v cc = +3.0v to +3.6v, c cl = 10nf coupling capacitor on each output, r l = 50 i on each output, t a = 0 n c to +70 n c, unless other - wise noted. typical values are at v cc = +3.3v and t a = +25 n c.) (note 3) absolute maximum ratings note 1: all i/o pins are clamped by internal diodes. note 2: package thermal resistances were obtained using the method described in jedec specification jesd51-7, using a four- layer board. for detailed information on package thermal considerations, refer to www.maxim-ic.com/thermal-tutorial . parameter symbol conditions min typ max units dc performance power-supply range v cc 3.0 3.6 v power-down current i pwrdn en = gnd 0.35 2 ma supply current i cc en = v cc ba = bb = v cc 100 130 ma ba = bb = gnd 85 100 input impedance, differential z rx-diff- dc dc 85 100 115 i output impedance, differential z tx-diff- dc dc 85 100 115 i ac performance input return loss, differential (note 4) rl rx-diff 0.1ghz < f p 0.3ghz -18 db 0.3ghz < f p 0.6ghz -14 0.6ghz < f p 1.2ghz -10 1.2ghz < f p 2.4ghz -8 2.4ghz < f p 3.0ghz -8 3.0ghz < f p 6.0ghz -1 input return loss, common mode (note 4) rl rx-cm 0.1ghz < f p 0.3ghz -6 db 0.3ghz < f p 0.6ghz -5 0.6ghz < f p 1.2ghz -5 1.2ghz < f p 2.4ghz -5 2.4ghz < f p 3.0ghz -5 3.0ghz < f p 6.0ghz -1
_______________________________________________________________________________________ 3 MAX4952B dual 1.5/3.0/6.0gbps sas/sata redriver note 3: all devices are 100% production tested at t a = +70c. specifications for all temperature limits are guaranteed by design. note 4: guaranteed by design. note 5: rise and fall times are measured using 20% and 80% levels. note 6: dj measured using k28.5 pattern; rj measured using d10.2 pattern. note 7: total time for oob detection circuit to enable/squelch the output. electrical characteristics (continued) (v cc = +3.0v to +3.6v, c cl = 10nf coupling capacitor on each output, r l = 50 i on each output, t a = 0 n c to +70 n c, unless other - wise noted. typical values are at v cc = +3.3v and t a = +25 n c.) (note 3) parameter symbol conditions min typ max units output return loss, differential (note 4) rl tx-diff 0.1ghz < f p 0.3ghz -14 db 0.3ghz < f p 0.6ghz -8 0.6ghz < f p 1.2ghz -8 1.2ghz < f p 2.4ghz -8 2.4ghz < f p 3.0ghz -8 3.0ghz < f p 6.0ghz -1 output return loss, common mode (note 4) rl tx-cm 0.1ghz < f p 0.3ghz -8 db 0.3ghz < f p 0.6ghz -5 0.6ghz < f p 1.2ghz -5 1.2ghz < f p 2.4ghz -5 2.4ghz < f p 3.0ghz -5 3.0ghz < f p 6.0ghz -1 differential input signal range v rx-dff-pp sata 1.5gbps, 3gbps, 6gbps, m = gnd 225 1600 mv p-p sas 1.5gbps, 3gbps, m = v cc 275 1600 sas 6.0gbps, m = v cc 300 1600 oob squelch threshold v sq-diff sata oob, m = gnd 50 150 mv p-p sas oob, m = v cc 120 220 differential output-voltage swing v tx-diff-pp f = 750mhz, 1.5ghz ba = bb = gnd 450 650 mv p-p ba = bb = v cc 900 1300 propagation delay t pd 300 ps output rise/fall time t tx-rise- fall figure 1 (notes 4, 5) 40 40 ps deterministic jitter t tx-dj-dd up to 6.0gbps (notes 4, 6) 15 ps p-p random jitter t tx-rj-dd up to 6.0gbps (notes 4, 6) 1.4 ps rms oob output startup/shutdown time t oob (note 7) 3 5 ns differential offset delta d v oob,diff difference between oob and active-mode output offset -80 +80 mv common-mode delta d v oob,cm difference between oob and active-mode output v cm -50 +50 mv control logic input logic-level low v il 0.6 v input logic-level high v ih 1.4 v input logic hysteresis v hyst 100 mv input pulldown resistor r down 70 k i esd protection all pins human body model 5.5 kv
4 ______________________________________________________________________________________ MAX4952B dual 1.5/3.0/6.0gbps sas/sata redriver typical operating characteristics (v cc = +3.3v, m = gnd, t a = +25 n c; all eye diagrams measured using k28.5 pattern, unless otherwise noted.) v in = 1600mv p-p , 6gbps, b_ = 0 50ps/div 100mv/div 100 50 -100 -50 0 -300 -200 -100 0 100 200 300 400 -400 -150 150 MAX4952B toc09 v in = 1600mv p-p , 3gbps, b_ = 0 100ps/div 100mv/div 200 100 -200 -100 0 -300 -200 -100 0 100 200 300 400 -400 -300 300 MAX4952B toc08 v in = 1600mv p-p , 1.5gbps, b_ = 0 200ps/div 100mv/div 400 200 -400 -200 0 -300 -200 -100 0 100 200 300 400 -400 -600 600 MAX4952B toc07 v in = 225mv p-p , 6gbps, b_ = 1 50ps/div 200mv/div 100 50 -100 -50 0 -600 -400 -200 0 200 400 600 -150 150 MAX4952B toc06 v in = 225mv p-p , 3gbps, b_ = 1 100ps/div 200mv/div 200 100 -200 -100 0 -600 -400 -200 0 200 400 600 -300 300 MAX4952B toc05 v in = 225mv p-p , 1.5gbps, b_ = 1 200ps/div 200mv/div 400 200 -400 -200 0 -600 -400 -200 0 200 400 600 -600 600 MAX4952B toc04 v in = 225mv p-p , 6gbps, b_ = 0 50ps/div 100mv/div 100 50 -100 -50 0 -300 -200 -100 0 100 200 300 400 -400 -150 150 MAX4952B toc03 v in = 225mv p-p , 3gbps, b_ = 0 100ps/div 100mv/div 200 100 -200 -100 0 -300 -200 -100 0 100 200 300 400 -400 -300 300 MAX4952B toc02 v in = 225mv p-p , 1.5gbps, b_ = 0 200ps/div 100mv/div 400 200 -400 -200 0 -300 -200 -100 0 100 200 300 400 -400 -600 600 MAX4952B toc01
_______________________________________________________________________________________ 5 MAX4952B dual 1.5/3.0/6.0gbps sas/sata redriver typical operating characteristics (continued) (v cc = +3.3v, m = gnd, t a = +25 n c; all eye diagrams measured using k28.5 pattern, unless otherwise noted.) differential output return loss vs. frequency MAX4952B toc14 frequency (ghz) differential input return loss (db) 4 2 -35 -30 -25 -20 -15 -10 -5 0 -40 0 6 ec table limit MAX4952B differential input return loss vs. frequency MAX4952B toc13 frequency (ghz) differential input return loss (db) 4 2 -35 -30 -25 -20 -15 -10 -5 0 -40 0 6 ec table limit MAX4952B v in = 1600mv p-p , 6gbps, b_ = 1 50ps/div 200mv/div 100 50 -100 -50 0 -600 -400 -200 0 200 400 600 -150 150 MAX4952B toc12 v in = 1600mv p-p , 3gbps, b_ = 1 100ps/div 200mv/div 200 100 -200 -100 0 -600 -400 -200 0 200 400 600 -300 300 MAX4952B toc11 v in = 1600mv p-p , 1.5gbps, b_ = 1 200ps/div 200mv/div 400 200 -400 -200 0 -600 -400 -200 0 200 400 600 -600 600 MAX4952B toc10
6 ______________________________________________________________________________________ MAX4952B dual 1.5/3.0/6.0gbps sas/sata redriver pin description note: for proper operation, maxim recommends the use of low-esr, x7r, 10nf, 0402-sized capacitors for all redriver inputs and outputs. pin configuration 19 20 18 17 7 6 8 ham hbp 9 hap dam dbm dbp dap 1 2 gnd 4 5 15 14 12 11 m *ep *connect exposed pad (ep) to gnd. v cc ba bb en v cc gnd gnd 3 13 gnd 16 10 v cc v cc + tqfn top view hbm MAX4952B pin name function 1 hap noninverting input from host channel a. hap must be capacitively coupled (see note). 2 ham inverting input from host channel a. ham must be capacitively coupled (see note). 3, 13, 17, 18 gnd ground 4 hbm inverting output to host channel b. hbm must be capacitively coupled (see note). 5 hbp noninverting output to host channel b. hbp must be capacitively coupled (see note). 6, 10, 16, 20 v cc power-supply input. bypass v cc to gnd with low-esr 0.01 f f and 4.7 f f capacitors in parallel as close to the device as possible; recommended for each v cc pin. 7 en enable input. drive en low for low-power standby mode. drive en high for normal operation. en is internally pulled down by a 70k i (typ) resistor. 8 bb channel b boost-enable input. drive bb high to enable channel b +6db output boost. drive bb low for standard sas/sata output level. bb is internally pulled down by a 70k i (typ) resistor. 9 ba channel a boost-enable input. drive ba high to enable channel a +6db output boost. drive ba low for standard sas/sata output level. ba is internally pulled down by a 70k i (typ) resistor. 11 dbp noninverting input from device channel b. dbp must be capacitively coupled (see note). 12 dbm inverting input from device channel b. dbm must be capacitively coupled (see note). 14 dam inverting output to device channel b. dam must be capacitively coupled (see note). 15 dap noninverting output to device channel b. dap must be capacatively coupled (see note). 19 m oob-mode logic input. m is internally pulled down by a 70k i (typ) resistor. drive m low or leave unconnected for sata oob threshold. drive m high for sas oob threshold. ep exposed pad. internally connected to gnd. connect to a large ground plane for proper thermal and electrical operation. not intended as an electrical connection point.
_______________________________________________________________________________________ 7 MAX4952B dual 1.5/3.0/6.0gbps sas/sata redriver functional diagram/truth table x = dont care. figure 1. circuit for measuring t r/f for MAX4952B (refer to the sata specifications for compliance measurement) MAX4952B 50? 50? v cc v cc 50? 50? v cc dap dam hap ham 50? 50? v cc 50? 50? v cc dbm dbp hbm hbp control logic en gnd m ba bb rise/fall time compliance point controlled impedance esata connector 2in (5cm) minimum MAX4952B en ba bb channel a output level channel b output level 0 x x power-down power-down 1 0 0 no boost no boost 1 0 1 no boost boost 1 1 0 boost no boost 1 1 1 boost boost m oob threshold 0 sata 1 sas/sata
8 ______________________________________________________________________________________ MAX4952B dual 1.5/3.0/6.0gbps sas/sata redriver figure 2. typical application circuit figure 3. MAX4952B driving a sas cable MAX4952B ep m ba gpio gpio bb gnd v cc 4.7f 0.01f hap dap 10nf (x7r) 10nf (x7r) ham dam 10nf (x7r) 10nf (x7r) hbm dbm 10nf (x7r) hbp dbp 10nf (x7r) 10nf (x7r) 10nf (x7r) rx tx tx sas host controller rx sas device connector +3.3v MAX4952B backplane sas/sata hdd midplane sas cable main board sas controller 8in board traces 8in board traces
_______________________________________________________________________________________ 9 MAX4952B dual 1.5/3.0/6.0gbps sas/sata redriver detailed description the MAX4952B dual-channel redriver is designed to redrive one full lane of sas/sata signals up to 6.0gbps while operating from a single +3.3v supply. the MAX4952B features independent output boost and enhances signal integrity at the receiver by re-estab - lishing full output levels. sas/sata oob signaling is supported using high-speed amplitude detection on the inputs and squelch on the corresponding outputs. input/output terminations inputs and outputs are internally 50 i terminated to v cc (see the functional diagram/truth table ) and must be ac-coupled using low-esr, x7r, 10nf capacitors to the sas/sata controller ic and sas/sata device for proper operation. enable input (en)/power-down mode the MAX4952B features an active-high enable input, en, which has an internal pulldown resistor of 70k i (typ). when en is driven low or left unconnected, the MAX4952B enters power-down mode and squelches the output. drive en high for normal operation. sas/sata mode input (m) the MAX4952B supports both sas and sata oob levels. when in sas mode, the oob threshold is 120mv p-p (min), and when in sata mode, the oob threshold is 50mv p-p (min). signals below the oob threshold are squelched to prevent unwanted noise from being redriven at the output. drive m low or leave unconnected to set sata oob levels. drive m high to set sas oob levels. see the functional diagram/truth table . m has an internal pulldown resistor of 70k i (typ). output boost-selection inputs (ba, bb) the MAX4952B has two digital control logic inputs, ba and bb. ba and bb have internal pulldown resistors of 70k i (typ). ba and bb control the boost level of their corresponding redrivers (see the functional diagram/ truth table ). drive ba or bb low or leave unconnected for standard sata output levels. drive ba or bb high to boost the output or for standard sas output levels. applications information layout circuit board layout and design can significantly affect the performance of the MAX4952B. use good, high-fre - quency design techniques, including minimizing ground inductance and using controlled-impedance transmis - sion lines on data signals. place low-esr 0.01 f f and 4.7 f f power-supply bypass capacitors in parallel as close to v cc as possible, or, as recommended, on each v cc pin. always connect v cc to a power plane. the MAX4952B requires coupling capacitors for all redriver inputs and outputs. maxim recommends high-quality, low-esr, x7r, 10nf, 0402-sized capacitors. exposed-pad package the exposed-pad, 20-pin tqfn package incorporates features that provide a very low-thermal resistance path for heat removal from the ic. the exposed pad on the MAX4952B must be soldered to the circuit board ground plane for proper thermal and electrical perfor - mance. for more information on exposed-pad pack - ages, refer to application note 862: hfan-08.1: thermal considerations of qfn and other exposed-paddle packages . esd protection as with all maxim devices, esd protection structures are incorporated on all pins to protect against electrostatic discharges encountered during handling and assembly. the MAX4952B is protected against esd up to q 5.5kv (human body model) without damage. the esd struc - tures withstand q 5.5kv in all states (normal operation and powered down). after an esd event, the MAX4952B continues to function without latchup. human body model the MAX4952B is characterized for q 5.5kv esd pro - tection using the human body model (mil-std-883, method 3015). figure 4 shows the human body model and figure 5 shows the current waveform it generates when discharged into low impedance. this model con - sists of a 100pf capacitor charged to the esd voltage of interest that is then discharged into the device through a 1.5k i resistor. power-supply sequencing caution: do not exceed the absolute maximum ratings because stresses beyond the listed ratings can cause permanent damage to the device. proper power-supply sequencing is recommended for all devices. always apply gnd then v cc before apply - ing signals, especially if the signal is not current limited.
maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a maxim product. no circuit patent licenses are implied. maxim reserves the right to change the circuitry and specifications without notice at any time. 10 maxim integrated products, 120 san gabriel drive, sunnyvale, ca 94086 408-737-7600 ? 2010 maxim integrated products maxim is a registered trademark of maxim integrated products, inc. MAX4952B dual 1.5/3.0/6.0gbps sas/sata redriver chip information process: bicmos package information for the latest package outline information and land patterns, go to www.maxim-ic.com/packages . note that a +, #, or - in the package code indicates rohs status only. package drawings may show a different suffix character, but the drawing pertains to the package regardless of rohs status. figure 4. human body esd test model figure 5. human body current waveform charge-current limit resistor discharge resistance storage capacitor c s 100pf r c 1m? r d 1500? high- voltage dc source device under test i p 100% 90% 36.8% t rl time t dl current waveform peak-to-peak ringing (not drawn to scale) i r 10% 0 0 amps package type package code document no. 20 tqfn-ep t2044+2 21-0139


▲Up To Search▲   

 
Price & Availability of MAX4952B

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X